Surface-mount device design cycle time reduction using hybrid predictive modeling and optimization algorithm
Chiah Chin Lim, Hea Choon Ngo, Ummi Raba’ah Hashim, Mohd Hilmi Hasan
Abstract
This study develops a hybrid predictive and optimization model for surface-mount device (SMD) design, addressing the extended design cycle times in the semiconductor industry caused by high computational demands. Challenges are tackled effectively through integration of convolutional neural network (CNN) for high-accuracy predictions and simulated annealing (SA) algorithm for optimization of SMD physical parameters. CNN model that trained on Monte Carlo simulation (MCS) data, achieved a predictive accuracy of 99.91% in forecasting SMD design errors. Concurrently, SA algorithm refined design parameters and substantially reducing error rates to nearly zero after 800 iterations. Our results indicate that combining predictive modeling with an optimization algorithm significantly enhances SMD design efficiency, providing a robust tool for mitigating time-to-market risks in semiconductor manufacturing.
Keywords
Convolutional neural networks; Design optimization; Hybrid algorithm approach; Monte Carlo simulation; Predictive modeling; Simulated annealing
DOI:
https://doi.org/10.11591/eei.v14i4.9058
Refbacks
There are currently no refbacks.
This work is licensed under a
Creative Commons Attribution-ShareAlike 4.0 International License .
<div class="statcounter"><a title="hit counter" href="http://statcounter.com/free-hit-counter/" target="_blank"><img class="statcounter" src="http://c.statcounter.com/10241695/0/5a758c6a/0/" alt="hit counter"></a></div>
Bulletin of EEI Stats
Bulletin of Electrical Engineering and Informatics (BEEI) ISSN: 2089-3191 , e-ISSN: 2302-9285 This journal is published by the Institute of Advanced Engineering and Science (IAES) in collaboration with Intelektual Pustaka Media Utama (IPMU) .