A Hybrid Hardware Verification Technique in FPGA Design

Mojtaba.Dehghani Firouzabadi, Hossein Heidari

Abstract


Assertion-based verification (ABV) is best emerging technique for verification of industrial hardware. Property Specification Language (PSL) is one of the most important components of ABV. In this paper we present a method to emulate hardware that is capable of support ABV that in it assertion expressions mapped to HDL. We simulated this method by an applicable example by Modelsim software. Test results indicate that this method performance is good.


Keywords


Verification, Assertion Circuit, Assertion, Hardware Emulation

Full Text:

PDF


DOI: https://doi.org/10.11591/eei.v3i1.185

Refbacks

  • There are currently no refbacks.




Bulletin of EEI Stats

Bulletin of Electrical Engineering and Informatics (BEEI)
ISSN: 2089-3191, e-ISSN: 2302-9285
This journal is published by the Institute of Advanced Engineering and Science (IAES) in collaboration with Intelektual Pustaka Media Utama (IPMU).